GIET POLYTECHNIC, JAGATPUR, CUTTACK

LESSON PLAN

Discipline: ETC	Semester: 3 rd	Name Of The Teaching Faculty: Manorama Bhuyan	
Subject: Digital Electronics	No. Of Days Per Week Class Allotted: 04 P	Semester From Date:	To Date:
		No. of weeks: 15	
Week	Class Day	Theory Topic	
1 st week	1 st	UNIT1: BASIC	OF DIGITAL ELECTRONICS
		> 1.1: Number system: I	oinary, octal, decimal, hexadecimal-
	2 nd	conversion from one system to another 1.1: Number system: binary, octal, decimal, hexadecimal-	
		conversion from one s	•
	3 rd	-	tion(addition, subtraction, multiplication, pliment of binary numbers & subtraction ethod
	4 th	-	tion(addition, subtraction, multiplication, appliment of binary numbers & subtraction ethod
2 nd week	1 st	> 1.3: Digital code & its	application and distinguish between ighted-code, binary code, excess 3 & gray
	2 nd	_	application and distinguish between ighted-code,binary code, excess 3 & gray
	3 rd		DR,NAND,NOR,EX-OR,EX-NOR)-symbol ruth table & timing diagram
	4 th	> 1.4: Logic gates(AND,0	OR,NAND,NOR,EX-OR,EX-NOR)-symbol ruth table & timing diagram
	1 st	> 1.5: Universal gates &	
	2 nd		Boolean expression, Demorgan's theorems
3 rd week	3 rd		xpression : SOP & POS form
	4 th	> 1.8: K-map (3 & 4 varial expression ,Don't care	ables) and minimization of logical
4 th week	1 st	•	MBINATIONAL LOGIC CIRCUIT
	2 nd	2.1.2: Half subtractor,	
	3 rd	2.1.3: Serial & parallel	-
	4 th	> 2.1.3: Serial & parallel	•
	1 st	> 2.2.1: Multiplexer(4:1	•
5 th week	2 nd	> 2.2.2: Demultiplexer(1	1:4)
	3 rd	> 2.2.3: DECODER	
6 th week	4 th	2.2.4: ENCODER	+ou/2 h;+\
	2 nd	2.2.5: Digital compara	• •
	3 rd		r(definition, gate level of logic circuit) er(truth table & application)
	4 th	<u> </u>	er(truth table & application) er(truth table & application
7 th week	1 st	UNIT 3: S	EQUENTIAL LOGIC CIRCUIT
			op operation, its types
	2 nd	<u> </u>	op operation, its types
	3 rd	> 3.2.1: SR flip flop using	-
ath -	4 th	1	ng NOR Latch(unclocked)
8 th week	1 st	• •	ng NOR Latch(unclocked)
	2 nd	> 3.3.1: Clocked SR flip f	flop (Logic circuit, truth table & application)

	3 rd	3.3.1: Clocked D flip flop (Logic circuit, truth table & application		
8 th week	4 th	3.3.1: Clocked JK flip flop (Logic circuit, truth table & application		
	1 st	3.3.1: Clocked T flip flop (Logic circuit, truth table & application)		
	2 nd	3.3.1: Clocked JK flip flop (Logic circuit, truth table & application		
9 th week	3.3.1: Clocked Master slave flip flop (Logic circuit, truth			
	a+h	application)		
	4 th	> 3.4: Concept of racing and how it can be avoided		
	1 st	 UNIT 4: REGISTERS, MEMORIES & PLD 4.1.1: Shift register- serial in & serial out, serial in parallel out 		
10 th week	2 nd	> 4.1.2: Parallel in serial out & parallel in parallel out		
		> 4.2: Universal shift registers- applications		
	4 th	> 4.3: Types of counter & application		
	1 st	> 4.4.1: Binary counter, Asynchronous ripple counter(up & down)		
	2 nd	> 4.4.2: Decade counter, synchronous counter, Ring counter		
11 th week	3 rd	4.5: Concept of memories- RAM, ROM, static RAM, dynamic RAM PS RAM		
	4 th	4.6: Basic concept of PLD & application		
	T			
	1 st	UNIT 5: A/D & D/A CONVERTER		
	and	> 5.1: Necessity of A/D & D/A converters		
12 th week	2 nd	> 5.1: Necessity of A/D & D/A converters		
_	3 rd	> 5.2: D/A conversion using weighted resistor methods		
	4 th	5.3: D/A conversion using R-2R ladder (Weighted resitors) network		
	1 st	5.3: D/A conversion using R-2R ladder (Weighted resitors) network		
	2 nd	> 5.4: A/D conversion using counter method		
13 th week	3 rd	> 5.5: Conversion using successive approximate method		
		UNIT 6: LOGIC FAMILIES		
	4 th	▶ 6.1: Various logic families & categories according to the IC		
		fabrication process		
	4 ct	▶ 6.1: Various logic families & categories according to the IC		
	1 st	fabrication process		
	2 nd	➤ 6.2.1: Characteristics of Digital ICs- propagation Delay		
14 th week	3 rd	> 6.2.2: Characteristics of Digital ICs- fan-out, fan-in, power		
		Dissipation, Noise Margin		
	4 th	6.2.3: Characteristics of Digital ICs- power supply requirement 8		
		speed with reference to logic families		
	1 st	6.3.1: Features, circuit operation & various applications of		
		TTL(NAND)		
15 th week	2 nd	6.3.1: Features, circuit operation & various applications of		
12 week		CMOS(NAND & NOR)		
	3 rd	> REVISION		
	4 th	➢ REVISION		